Basic Qualifications:
3-6 years of experience in AMD design Verification
To develop Verilog/Verilog/Verilog-AMS models for signal and power management modules, to support top-level verification
Experience in full chip DV will be an added advantage
Interested candidates can share your resume to priya@maxvytech.com
Notice period 0-30 days.