Job Description
  • Builds power mesh with hierarchical push down and delivered blocks/partitions.
  • Adopt the methodology suitable to complexity and nature of the
  • Drive multiple iterations/regressions to help in managerial decision making.
  • Drives fail fast approaches and strives for best

What you’ll bring

  • Strong analytical and scripting skills
  • Experience in physical design methodology development or worked as SoC physical design lead owning top-level.
  • Preferred – power distribution, static timing analysis and physical design verification
  • Worked with library characterization team – optional
  • Worked with foundry for rule deck development – optional
  • Good at TCL/Perl/Makefile scripting
  • Familiar with chip-finishing issues (metal-fill, spare-cells, DFM rules, boundary-cells, etc.) for the latest generations of process
  • Experience in major industry tool flows of Synopsys/Cadence/Siemens

Education & Experience

  • BE / BTech / ME / MTech in ECE/CSE with 6+ years of experience

Share your Profile :  hiring@aisemicon.in

 

Salary

50 - 40,000 INR

Monthly based

Remote Job

Worldwide

Job Overview
Job Posted:
2 years ago
Job Type
Full Time
Job Role
Team Leader
Education
Master Degree
Experience
8+ Years

Share This Job:

  • Copy Link
Location (Karnataka , India)